Abstract-In this paper, an equivalent circuit model is proposed that describes the avalanche and snapback characteristics of Vertical Impact Ionization MOSFET (IMOS). The equivalent circuit model is constructed using MOS transistors that represent the avalanche characteristics. The main goal is to predict the vertical IMOS integrated circuits by using circuit simulations. The vertical IMOS is predicted to have a lower subthreshold slope and high ratio of current. Besides that, the equivalent circuit model is explained which is include the parasitic bipolar transistor with a generated-hole-dependent base resistance. The models for parasitic bipolar is combined with a PSPICE MOS transistor model and it is represented the gate bias dependence of snapback characteristic. The equivalent circuit parameters are extracted from the reference experimental values of previous research and modified to reproduce the measured avalanche and snapback characteristic of the vertical IMOS transistor. The results show that 90% of the analysis subthreshold slope value of circuit simulations similar to the reference experimental value. The ratio of the current also shows almost the same behavior. Therefore, the equivalent circuit model for vertical IMOS can be used in circuit simulations.
I. INTRODUCTION
Impact Ionization (II) MOSFET (IMOS) [1] have been proposed and studied to solve fundamental problems occur in MOSFET when the transistor continuously scaling down. The value of subthreshold slope is limited to 60mV/dec at room temperature [1] . It has been proven that IMOS can have a lower subthreshold slope than the Conventional MOSFET (CMOS) [2] . The performance of IMOS that can have a lower subthreshold slope to make the continued scaling of CMOS technology possible.
Lateral IMOS works on the avalanche breakdown mechanism that occurs by II instead of diffusion of electrons to provide carrier [3] . This transistor is basically composed of p-i-n diode which is the main idea of this type of transistor which is applying a voltage between the source and drain near the breakdown voltage of the p-i-n diode [4] . The inversion layer formed under the gate makes a high horizontal electric field achieved, which inducing breakdown, the avalanche is then limited by the channel resistance [5] .The lateral IMOS also had solved some problems faced by MOSFET before this. It includes the problems about short channel effects and gate leakage [6] . Although this new kind of transistor gives many advantages for transistor technology, there are some problems arose from this structure. For II to occur, a high supply voltage is needed and makes the structure to exhibit high electric field which leads to hot carrier degradation effects [6] [7] . The effect of hot carrier degradation will damage the gate oxide, which is inconvenient for a transistor performance.
Vertical IMOS was introduced to overcome the hot carrier degradation effect. The structure of vertical IMOS is similar to the gated triangular barrier diode, which is also known as planar doped barrier FET (PDBFET) with a floating body [8] . The hot electrons in the vertical IMOS are spread to the bulk which is contradicted with the hot electron in CMOS that is injected to the gate oxide which in turn damaging it. The hot carrier is reduced when the electrons that passes the δp+ barrier become hot carriers by being accelerated in the high electric field are driven away towards the drain side of the channel region instead moving to the gate oxide [9] . Thus, the hot carrier cannot cause a shifting of threshold voltage because the hot carriers is not injecting to the oxide [9] .
Unlike planar IMOS that works on the avalanche breakdown mechanism [9] , the vertical IMOS has floating body that will be charged by the holes generated during impact ionization in which will cause a dynamic reduction of the threshold voltage leading to the steep rising of subthreshold slope. Significantly, the device is able to reduce the supply voltage which is the hot electron is damaged almost completely [9] [10] and shows the capability of the devices working properly under high temperatures [8] . Therefore, it is observed that the vertical concept of IMOS is better than the planar IMOS in reducing the hot carrier degradation effects.
Computer simulation is a process where a computer solves large equation sets, which is describing the connections between circuit elements and the models [11] . A circuit model can be comprised of many devices such as resistor, capacitor, MOSFET and/or bipolar junction transistor. A device model is employed to describe the behavioral characteristics of the device with respect to its terminal and comprised with large number of equations. Thus, the equivalent circuit model of vertical IMOS is proposed so it can be used in circuit simulations. This can lead to the new environment of transistor applications in circuit.
II. CONCEPT OF DEVICE MODEL AND THE CIRCUIT MODELING

A. The concept of device model for Vertica
Vertical IMOS is based on a so-called barrier diode because of its triangular-s barrier that is known as planar-doped b (PDBFET) [12] .
Vertically, drain current rises becaus ionization and also the floating body eff breakdown occurs because of Impact Ion the help of the intrinsic silicon layer w channel when a certain voltage is applied. I an intrinsic semiconductor where the num and holes has the same amount. When the drain voltage is applied, the electrons from t will have enough energy to jump out fro band. So, the electrons will move faster thro silicon, which acts as a channel towards t Besides that, high doped δp+ layer also help electron mobility towards the drain region pair process.As the drain voltage increase will surpass its band gap energy and move t region. Hence, the impact ionization will oc mobility in the drain region is higher th mobility in the source region [13] .
The circuit concept is taken from Discharge (ESD) protection device cir protection device circuit is made to pre current due to the increase in supply of dr This is because of the supply high drain vo device experiences high current and hig induced. The high current due to the im make the device unstable. Increasing of avalanche breakdown makes the device en breakdown [16] [17] . This is due to the seco where the breakdown process is called as and Snapback Breakdown' [18] . Most avalanche breakdown occurs because of a p However, avalanche breakdown is actu process that occurs or starts at low curren the electric fields below the breakdown avalanche breakdown rate increases, the nu in the drain space charge region increases a positive feedback mechanism [18-19 mechanism starts, the substrate acts lik working under forward-active mode, wh biased substrate-to-source junction junction) causes a large current to be injecte substrate (base) [20] . The current is a substrate region (base) and collected (collector) through the reverse biased d junction (collector-to-base junction) [20] . [14] . This event the higher rain voltage [15] . oltage makes the gh electric field mpact ionization drain voltage in nter the snapback ond order effects 'Near Avalanche think that the particular voltage. ually a gradual nt levels and also n field. As the umber of carriers and generates the 9]. When this ke a n-p-n BJT here the forward (base-to-emitter ed into the p-type amplified in the from the drain drain-to-substrate Vertical IMOS has a stru p(substrate)-n(drain) which also fo transistor as shown in figure 1 breakdown occurs, large current is and the voltage applied to the gate over the current flow in the channel device to stop functioning. Thus model for vertical IMOS is build ba the ESD protection device circuit.
The concept of this vertical MOSFET configurations because substrate (p+ delta layer), and sourc figure 2(a). The equivalent device IMOS is shown in figure 2(b) . connected to the collector, whil connected to emitter. The substra MOSFET is connected to the ba because the structure of BJT that h connecting the body of the MOSFE makes the equivalent circuit model in the device. Figure 3 shows the schematic dra structure of the Vertical IMOS. From this the parameter extracted is used for the e model later.The source electrode is growin silicon of antimony (4x10 8 cm -3 ). Then, i stack the intrinsic silicon layer with a doping <10 6 cm -3 followed by a highly bo δp+ layer with concentration <10 9 cm -3 a intrinsic layers. So, the channel length of L ch =83nm because of channel length is me source to the drain. The drain is phosp silicon layer (4x10 8 cm -3 ). The thickness o also considered. A 4.5nm of gate oxide is th
B. The Device Parameter of Vertical IMOS
C. Device modeling of Vertical IMOS
A vertical IMOS model is developed b PSPICE simulation (based on level 3). The parameter used level 3 because of the sensit threshold voltage [22] . The model of the ele represented by the electrical properties and each component used. The characteristic gr the device modeled will be compared with value of Vertical IMOS proposed by U. Abe While, the parameter for BJT ORCAD PSPICE software. The m additional resistors which are R g , R losses at the gate, source and dra scaling of the MOSFET enters the effects of the drain and source re device performance must be observ that the Rs and R d exhibits ga MOSFETs [24] . The device elec reliability, saturated drain current (g m ), noise figure, cutoff frequ degradation effects depend more on Lastly, the gate-source and drain-so respectively) is applied to the circu While, the extrinsic resistances (R g enhance the fitting quality to th intrinsic layer which is an oxide locating the capacitor, C i1 between t the second capacitor, C i2 represen located between the body and sourc Figure 4 shows the parasitic capacitance in vertical MOSFET. the vertical IMOS which is ex capacitance, C gs and gate-drain cap the similarity of the structure with v , while is the bulk annel factor and is a t ON to be obtained from ere the equation for drain (3) (4) t the subthreshold region, (5) (6) (7) by using equation (3), ty where its necessary to re and is depletion is set to default by the model incorporates three s , and R d used to account ain respectively. As the e micrometer regime, the esistance on the overall ved carefully. It is known ate bias dependence in ctrical performance and (I on ), trans-conductance uency and hot carrier n R s rather than R d [25] . urce voltage (V gs and V ds uit used for the capacitor. g , R s , and R d ) are used to he high frequencies.The layer is represented by the drain and body, while nts the second layer is ce. c overlap and fringing It is also considered for xpressed as gate-source pacitance, C gd because of vertical MOSFET. 
III. RESULTS AND DISCUSSION
The circuit consists of the equivalent vertical IMOS (contains of n-MOSFET some parasitic elements which are capacitan as a basic component as shown in figure 5 . the device modeled is fixed as it has bee experimental value. The substrate doping cm -3 , oxide thickness (TOX) of 4.5nm, chan 83nm, threshold voltage obtained from experimental value (VTO) of 1.3V, and id fixed to 1000nm approximately.
Vertical IMOS are working in diffe unlike the planar IMOS. There are three mo occur in vertical IMOS [12] . First, conven (CMOS), second, Impact Ionization (II) an Junction Transistor (BJT) mode. The determined by the drain voltage applied to t Figure 6 shows the graph of transfer c obtained from the equivalent circuit and analysis. For V DS ≤ 1.5V, the device acts lik rate, there is not enough energy for the subthreshold slope observed is 76.58mV/d while at V DS = 1.5V, the subthreshold slope When V DS is 1.75V, the device is starting energy for II to occur. At this mode, the su of the device is observed is 18mV/dec whi the limit value of subthreshold slope for CM of supply gate voltage makes the device mode. 9 µA/µm which is higher than the referred experimental value. The subthreshold slope also is seen to have much slightly lower than the experiment one. The similarity percentage of the PSPICE simulation with the experimental value is 90%. The data are also tabulated for clear comparisons as shown in the Table 1 . 
IV. CONCLUSIONS
The circuit equivalent model for Vertical IMOS was proposed and has been analyzed with the previous work for the validation. Also, the circuit obtained is based on the 'Near Avalance and Snapback Breakdown' mechanism. Other than that, the device modeling of the Vertical IMOS was analyzed and the results were obtained by using the ORCAD PSPICE software. The parameter extraction of the device may be used for the new invention of equation sets. The device modeling shows almost have similarity between the experimental values by U. Abelein (2006) with the data obtained from this research. The performance analysis of the subthreshold slope value of PSPICE simulation with the reference value shows that 90% of similarity. It is also shown that the I ON / I OFF ratio from the PSPICE simulation with the reference experimental value have almost the same value which is the PSPICE simulation is slightly have higher value. Thus, the circuit simulations of vertical IMOS can be used and further study is needed for vertical IMOS transistor in terms of biosensor applications. 
